LinuxBIOS Boot Sequence

From PEL Wiki

Jump to: navigation, search
Console Output Source
^@^@ü^@^@ hex 00 00 fc 00 00
LinuxBIOS-1.1.8_mgw_s2895_Fallback Thu May 25 15:02:11 MDT 2006 starting...
(0,1) link=01
(1,0) link=02
02 nodes initialized. northbridge/amd/amdk8/coherent_ht_car.c
SBLink=00 northbridge/amd/amdk8/incoherent_ht.c
|
NC node|link=02
busn=40
NC node|link=10
busn=80
ht reset -
LinuxBIOS-1.1.8_mgw_s2895_Fallback Thu May 25 15:02:11 MDT 2006 starting...
(0,1) link=01
(1,0) link=02
02 nodes initialized.
SBLink=00
NC node|link=00
NC node|link=02
busn=40
NC node|link=10
busn=80
SMBus controller enabled southbridge/nvidia/ck804/ck804_early_smbus.c
Ram1.00 sdram.c
Ram1.01
Ram2.00
Ram2.01
Ram3
Initializing memory: done raminit.c
Initializing memory: done
Ram4 sdram.c
v_esp=000cfe88 post_cache_as_ram.c or post_cache_as_ram_auto.c
testx = 5a5a5a5a
Copying data from cache to ram -- switching to use ram as stack... Done post_cache_as_ram.c
testx = 5a5a5a5a
Disabling cache as ram now
Clearing initial memory region: Done raminit.c or cache_as_ram.c or cache_as_ram_auto.c
Copying LinuxBIOS to ram.
src=fffe0000
dst=00004000
linxbios_ram.bin length = 00028330
Jumping to LinuxBIOS. copy_and_run.c
LinuxBIOS-1.1.8_mgw_s2895_Fallback Thu May 25 15:02:11 MDT 2006 booting...
Enumerating buses...
APIC_CLUSTER: 0 enabled device_util.c
PCI_DOMAIN: 0000 enabled
PCI: 00:18.3 siblings=1
CPU: APIC: 00 enabled
CPU: APIC: 11 enabled
PCI: 00:19.3 siblings=1
CPU: APIC: 12 enabled
CPU: APIC: 13 enabled
PCI: pci_scan_bus for bus 0
PCI: 00:18.0 [1022/1100] enabled
PCI: 00:18.1 [1022/1101] enabled
PCI: 00:18.2 [1022/1102] enabled
PCI: 00:18.3 [1022/1103] enabled
PCI: 00:19.0 [1022/1100] enabled
PCI: 00:19.1 [1022/1101] enabled
PCI: 00:19.2 [1022/1102] enabled
PCI: 00:19.3 [1022/1103] enabled
PCI: 00:00.0 [10de/005e] enabled
PCI: 00:00.0 [10de/005e] enabled next_unitid: 000f
PCI: pci_scan_bus for bus 0
PCI: 00:00.0 [10de/005e] enabled
PCI: 00:01.0 [10de/0051] enabled
PCI: 00:01.1 [10de/0052] enabled
PCI: 00:02.0 [10de/005a] enabled
PCI: 00:02.1 [10de/005b] enabled
PCI: 00:04.0 [10de/0059] enabled
PCI: 00:04.1 [10de/0058] disabled
PCI: 00:06.0 [10de/0053] enabled
PCI: 00:07.0 [10de/0054] enabled
PCI: 00:08.0 [10de/0055] enabled
PCI: 00:09.0 [10de/005c] enabled
PCI: 00:0a.0 [10de/0057] enabled
PCI: 00:0e.0 [10de/005d] enabled
PNP: 002e.0 enabled
PNP: 002e.3 disabled
PNP: 002e.4 enabled
PNP: 002e.5 disabled
PNP: 002e.7 enabled
PNP: 002e.8 enabled
PNP: 002e.a enabled
smbus: PNP: 002e.8[0]->I2C: 01:2b enabled
smbus: PNP: 002e.8[0]->I2C: 01:54 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:50 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:51 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:52 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:53 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:54 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:55 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:56 enabled
smbus: PCI: 00:01.1[0]->I2C: 02:57 enabled
smbus: PCI: 00:01.1[1]->I2C: 03:51 enabled
PCI: pci_scan_bus for bus 1
PCI: 01:05.0 [104c/8023] enabled
PCI: pci_scan_bus returning with max=01
PCI: pci_scan_bus for bus 2
PCI: 02:00.0 [10de/0141] enabled
PCI: pci_scan_bus returning with max=02
PCI: pci_scan_bus returning with max=02
PCI: 40:00.0 [1022/7450] enabled
PCI: 40:00.0 [1022/7450] enabled next_unitid: 0002
PCI: pci_scan_bus for bus 64
PCI: 40:00.0 [1022/7450] enabled
PCI: 40:00.1 [1022/7451] enabled
PCI: 40:01.0 [1022/7450] enabled
PCI: 40:01.1 [1022/7451] enabled
PCI: pci_scan_bus for bus 65
PCI: pci_scan_bus returning with max=41
PCI: 41: 133MHz PCI-X
PCI: pci_scan_bus for bus 66
Disabling static device: PCI: 42:06.0
Disabling static device: PCI: 42:06.1
PCI: pci_scan_bus returning with max=42
PCI: 42: 100MHz PCI-X
PCI: pci_scan_bus returning with max=42
PCI: 80:00.0 [10de/005e] enabled
PCI: 80:00.0 [10de/005e] enabled next_unitid: 000f
PCI: pci_scan_bus for bus 128
PCI: 80:00.0 [10de/005e] enabled
PCI: 80:01.0 [10de/00d3] enabled
PCI: 80:01.1 [10de/0052] disabled
PCI: 80:07.0 [10de/0054] disabled
PCI: 80:08.0 [10de/0055] disabled
PCI: 80:0a.0 [10de/0057] enabled
PCI: 80:0e.0 [10de/005d] enabled
PCI: pci_scan_bus for bus 129
PCI: pci_scan_bus returning with max=81
PCI: pci_scan_bus returning with max=81
PCI: pci_scan_bus returning with max=81
done
Allocating resources...
Reading resources...
PCI: 00:09.0 1c <- [0x000000f000 - 0x000000efff] bus 1 io
PCI: 00:09.0 24 <- [0x00fff00000 - 0x00ffefffff] bus 1 prefmem
PCI: 00:0e.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 2 io
PCI: 40:01.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 66 io
PCI: 40:01.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 66 prefmem
PCI: 40:01.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 66 mem
PCI: 80:0e.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 129 io
PCI: 80:0e.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 129 prefmem
PCI: 80:0e.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 129 mem
Done reading resources.
Allocating VGA resource PCI: 02:00.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:0e.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI_DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Setting resources...
VGA: PCI: 00:18.0 (aka node 0) link 0 has VGA device
PCI: 00:18.0 1c0 <- [0x0000001000 - 0x0000002fff] io <node 0 link 0>
PCI: 00:18.0 1ca <- [0x0000004000 - 0x0000003fff] io <node 0 link 2>
PCI: 00:18.0 1b8 <- [0x00e0000000 - 0x00efffffff] prefmem <node 0 link 0>
PCI: 00:18.0 1b0 <- [0x00f0000000 - 0x00f52fffff] mem <node 0 link 0>
PCI: 00:18.0 1aa <- [0x00fc200000 - 0x00fc1fffff] prefmem <node 0 link 2>
PCI: 00:18.0 1a2 <- [0x00fc000000 - 0x00fc0fffff] mem <node 0 link 2>
PCI: 00:01.0 10 <- [0x0000002400 - 0x000000247f] io
PCI: 00:01.0 14 <- [0x00f5200000 - 0x00f5200fff] mem
PCI: 00:01.0 60 <- [0x0000001000 - 0x00000010ff] io
PCI: 00:01.0 64 <- [0x0000001400 - 0x00000014ff] io
PCI: 00:01.0 68 <- [0x0000001800 - 0x00000018ff] io
PNP: 002e.0 60 <- [0x00000003f0 - 0x00000003f7] io
PNP: 002e.0 70 <- [0x0000000006 - 0x0000000006] irq
PNP: 002e.0 74 <- [0x0000000002 - 0x0000000002] drq
PNP: 002e.4 60 <- [0x00000003f8 - 0x00000003ff] io
PNP: 002e.4 70 <- [0x0000000004 - 0x0000000004] irq
PNP: 002e.7 60 <- [0x0000000060 - 0x0000000060] io
PNP: 002e.7 62 <- [0x0000000064 - 0x0000000064] io
PNP: 002e.7 70 <- [0x0000000001 - 0x0000000001] irq
PNP: 002e.7 72 <- [0x000000000c - 0x000000000c] irq
PNP: 002e.8 60 <- [0x0000000290 - 0x000000029f] io
PNP: 002e.a 60 <- [0x0000000400 - 0x000000047f] io
PCI: 00:01.1 10 <- [0x0000002800 - 0x000000281f] io
PCI: 00:01.1 20 <- [0x0000002480 - 0x00000024bf] io
PCI: 00:01.1 24 <- [0x00000024c0 - 0x00000024ff] io
PCI: 00:02.0 10 <- [0x00f5201000 - 0x00f5201fff] mem
PCI: 00:02.1 10 <- [0x00f5206000 - 0x00f52060ff] mem
PCI: 00:04.0 10 <- [0x0000001c00 - 0x0000001cff] io
PCI: 00:04.0 14 <- [0x0000002000 - 0x00000020ff] io
PCI: 00:04.0 18 <- [0x00f5202000 - 0x00f5202fff] mem
PCI: 00:06.0 20 <- [0x0000002820 - 0x000000282f] io
PCI: 00:07.0 10 <- [0x0000002850 - 0x0000002857] io
PCI: 00:07.0 14 <- [0x00000028a0 - 0x00000028a3] io
PCI: 00:07.0 18 <- [0x0000002860 - 0x0000002867] io
PCI: 00:07.0 1c <- [0x00000028b0 - 0x00000028b3] io
PCI: 00:07.0 20 <- [0x0000002830 - 0x000000283f] io
PCI: 00:07.0 24 <- [0x00f5203000 - 0x00f5203fff] mem
PCI: 00:08.0 10 <- [0x0000002870 - 0x0000002877] io
PCI: 00:08.0 14 <- [0x00000028c0 - 0x00000028c3] io
PCI: 00:08.0 18 <- [0x0000002880 - 0x0000002887] io
PCI: 00:08.0 1c <- [0x00000028d0 - 0x00000028d3] io
PCI: 00:08.0 20 <- [0x0000002840 - 0x000000284f] io
PCI: 00:08.0 24 <- [0x00f5204000 - 0x00f5204fff] mem
PCI: 00:09.0 20 <- [0x00f5100000 - 0x00f51fffff] bus 1 mem
PCI: 01:05.0 10 <- [0x00f5104000 - 0x00f51047ff] mem
PCI: 01:05.0 14 <- [0x00f5100000 - 0x00f5103fff] mem
PCI: 00:0a.0 10 <- [0x00f5205000 - 0x00f5205fff] mem
PCI: 00:0a.0 14 <- [0x0000002890 - 0x0000002897] io
PCI: 00:0e.0 24 <- [0x00e0000000 - 0x00efffffff] bus 2 prefmem
PCI: 00:0e.0 20 <- [0x00f0000000 - 0x00f50fffff] bus 2 mem
PCI: 02:00.0 10 <- [0x00f0000000 - 0x00f3ffffff] mem
PCI: 02:00.0 14 <- [0x00e0000000 - 0x00efffffff] prefmem64
PCI: 02:00.0 1c <- [0x00f4000000 - 0x00f4ffffff] mem64
PCI: 02:00.0 30 <- [0x00f5000000 - 0x00f501ffff] romem
PCI: 40:00.1 10 <- [0x00fc000000 - 0x00fc000fff] mem64
PCI: 40:01.1 10 <- [0x00fc001000 - 0x00fc001fff] mem64
PCI: 00:18.3 94 <- [0x00f8000000 - 0x00fbffffff] mem <gart>
PCI: 00:19.3 94 <- [0x00f8000000 - 0x00fbffffff] mem <gart>
PCI: 00:19.0 1d0 <- [0x0000003000 - 0x0000003fff] io <node 1 link 0>
PCI: 00:19.0 198 <- [0x00fc200000 - 0x00fc1fffff] prefmem <node 1 link 0>
PCI: 00:19.0 190 <- [0x00fc100000 - 0x00fc1fffff] mem <node 1 link 0>
PCI: 80:01.0 10 <- [0x0000003c00 - 0x0000003c7f] io
PCI: 80:01.0 14 <- [0x00fc100000 - 0x00fc100fff] mem
PCI: 80:01.0 60 <- [0x0000003000 - 0x00000030ff] io
PCI: 80:01.0 64 <- [0x0000003400 - 0x00000034ff] io
PCI: 80:01.0 68 <- [0x0000003800 - 0x00000038ff] io
PCI: 80:0a.0 10 <- [0x00fc101000 - 0x00fc101fff] mem
PCI: 80:0a.0 14 <- [0x0000003c80 - 0x0000003c87] io
Done setting resources.
Done allocating resources.
Enabling resources...
PCI: 00:18.0 cmd <- 140
PCI: 00:00.0 subsystem <- 10f1/2895
PCI: 00:00.0 cmd <- 146
PCI: 00:01.0 subsystem <- 10f1/2895
PCI: 00:01.0 cmd <- 14f
ck804 lpc decode:PNP: 002e.0, base=0x000003f0, end=0x000003f7
ck804 lpc decode:PNP: 002e.4, base=0x000003f8, end=0x000003ff
ck804 lpc decode:PNP: 002e.7, base=0x00000060, end=0x00000060
ck804 lpc decode:PNP: 002e.7, base=0x00000064, end=0x00000064
lpc47b397 SensorBus Register Access enabled
ck804 lpc decode:PNP: 002e.8, base=0x00000290, end=0x0000029f
ck804 lpc decode:PNP: 002e.a, base=0x00000400, end=0x0000047f
PCI: 00:01.1 subsystem <- 10f1/2895
PCI: 00:01.1 cmd <- 141
PCI: 00:02.0 subsystem <- 10f1/2895
PCI: 00:02.0 cmd <- 142
PCI: 00:02.1 subsystem <- 10f1/2895
PCI: 00:02.1 cmd <- 142
PCI: 00:04.0 subsystem <- 10f1/2895
PCI: 00:04.0 cmd <- 143
PCI: 00:06.0 subsystem <- 10f1/2895
PCI: 00:06.0 cmd <- 141
PCI: 00:07.0 subsystem <- 10f1/2895
PCI: 00:07.0 cmd <- 143
PCI: 00:08.0 subsystem <- 10f1/2895
PCI: 00:08.0 cmd <- 143
PCI: 00:09.0 bridge ctrl <- 0003
PCI: 00:09.0 cmd <- 146
PCI: 01:05.0 cmd <- 142
PCI: 00:0a.0 subsystem <- 10f1/2895
PCI: 00:0a.0 cmd <- 143
PCI: 00:0e.0 bridge ctrl <- 000b
PCI: 00:0e.0 cmd <- 147
PCI: 02:00.0 cmd <- 143
PCI: 40:00.1 subsystem <- 10f1/2895
PCI: 40:00.1 cmd <- 146
PCI: 40:01.0 bridge ctrl <- 0003
PCI: 40:01.0 cmd <- 140
PCI: 40:01.1 subsystem <- 10f1/2895
PCI: 40:01.1 cmd <- 146
PCI: 00:18.1 subsystem <- 10f1/2895
PCI: 00:18.1 cmd <- 140
PCI: 00:18.2 subsystem <- 10f1/2895
PCI: 00:18.2 cmd <- 140
PCI: 00:18.3 cmd <- 140
PCI: 00:19.0 cmd <- 140
PCI: 80:00.0 subsystem <- 10f1/2895
PCI: 80:00.0 cmd <- 146
PCI: 80:01.0 subsystem <- 10f1/2895
PCI: 80:01.0 cmd <- 14f
PCI: 80:0a.0 subsystem <- 10f1/2895
PCI: 80:0a.0 cmd <- 143
PCI: 80:0e.0 bridge ctrl <- 0003
PCI: 80:0e.0 cmd <- 140
PCI: 00:19.1 subsystem <- 10f1/2895
PCI: 00:19.1 cmd <- 140
PCI: 00:19.2 subsystem <- 10f1/2895
PCI: 00:19.2 cmd <- 140
PCI: 00:19.3 cmd <- 140
done.
Initializing devices...
Root Device init
APIC_CLUSTER: 0 init
Initializing CPU #0
CPU: vendor AMD device 20f12
Enabling cache
Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base: 0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d success
Setting up local apic... apic_id: 0 done.
Clearing memory 2048K - 2097152K: ------------------------------- done
CPU #0 Initialized
start_eip=0x0001a000
Initializing CPU #1
CPU: vendor AMD device 20f12
Enabling cache
Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base: 0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d success
Setting up local apic... apic_id: 17 done.
CPU #1 Initialized
start_eip=0x0001a000
Initializing CPU #2
CPU: vendor AMD device 20f12
Enabling cache
Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base: 0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d success
Setting up local apic... apic_id: 18 done.
Clearing memory 2097152K - 5242880K: ----------------++++++++++++++++ done
CPU #2 Initialized
start_eip=0x0001a000
Initializing CPU #3
Waiting for 1 CPUS to stop
CPU: vendor AMD device 20f12
Enabling cache
Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM
Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM
DONE fixed MTRRs
Setting variable MTRR 0, base: 0MB, range: 4096MB, type WB
Setting variable MTRR 1, base: 4096MB, range: 1024MB, type WB
Setting variable MTRR 2, base: 3072MB, range: 1024MB, type UC
DONE variable MTRRs
Clear out the extra MTRR's
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000
microcode: patch id that want to apply= 0x0000004d
microcode: updated to patch id = 0x0000004d success
Setting up local apic... apic_id: 19 done.
CPU #3 Initialized
All AP CPUs stopped
PCI: 00:18.0 init
PCI: 00:01.0 init
set power on after power fail
RTC Init
RTC: Checksum invalid zeroing cmos
Invalid CMOS LB checksum
PNP: 002e.0 init
PNP: 002e.4 init
PNP: 002e.7 init
PNP: 002e.8 init
PNP: 002e.a init
PCI: 00:02.1 init
PCI: 00:06.0 init
IDE1 IDE0
PCI: 00:07.0 init
SATA S SATA P
PCI: 00:08.0 init
SATA S SATA P
PCI: 00:09.0 init
dev_root mem base = 0x00e0000000
[0x50] <-- 0xe0000000
PCI: 00:0a.0 init
PCI: 00:0e.0 init
PCI: 40:01.0 init
PCI: 00:18.1 init
PCI: 00:18.2 init
PCI: 00:18.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:19.0 init
PCI: 80:01.0 init
PCI: 80:0a.0 init
PCI: 80:0e.0 init
PCI: 00:19.1 init
PCI: 00:19.2 init
PCI: 00:19.3 init
NB: Function 3 Misc Control.. done.
PCI: 01:05.0 init
PCI: 02:00.0 init
rom address for PCI: 02:00.0 = f5000000
copying VGA ROM Image from 0xf5000000 to 0xc0000, 0xf800 bytes
entering emulator
halt_sys: file /home/myles/LinuxBIOSv2/src/devices/emulator/x86emu/ops.c, line 4387
Devices initialized
Writing IRQ routing tables to 0xf0000...done.
Wrote the mp table end at: 00000020 - 0000065c
Moving GDT to 0x65c...ok
Wrote linuxbios table at: 00000690 - 00000f78 checksum 6a04
Welcome to elfboot, the open sourced starter.
January 2002, Eric Biederman.
Version 1.3
rom_stream: 0xfffc0000 - 0xfffdffff
Found ELF candiate at offset 0
Loading Etherboot version: 5.4.2
Dropping non PT_LOAD segment
New segment addr 0x10000 size 0x5f340 offset 0x0 filesize 0xf960
(cleaned up) New segment addr 0x10000 size 0x5f340 offset 0x0 filesize 0xf960
Loading Segment: addr: 0x00000000bff9c000 memsz: 0x000000000002c000 filesz: 0x000000000000f960
Clearing Segment: addr: 0x00000000bffab960 memsz: 0x000000000001c6a0
Loading Segment: addr: 0x000000000003c000 memsz: 0x0000000000033340 filesz: 0x0000000000000000
Clearing Segment: addr: 0x000000000003c000 memsz: 0x0000000000033340
Jumping to boot code at 0x100b0
CPU 1877 Mhz
Etherboot 5.4.2 (GPL) http://etherboot.org
Drivers: TG3 FILO Images: NBI ELF
Protocols: DHCP TFTP
Relocating _text from: [000101b0,0006f340) to [bfea0e70,bff00000)
Scanning PCI: found 30 devices
Probing pci disk...
[FILO]boot eax = 0x8904063c
boot ebx = 0x00800401
boot arg = 0x00000000
FILO version 0.4.1 (myles@blue.cs.byu.edu) Thu May 25 12:05:28 MDT 2006
Press <Enter> for default boot, or <Esc> for boot prompt... 7� �6� �5� �4� �3� �2� �1� �timed out
boot: hdb1:/linux_2.6.16.elf
dev=hdb1, path=/linux_2.6.16.elf
found PCI <abort>
Probing pci disk...
[FILO]boot eax = 0x8904063c
boot ebx = 0x00800401
boot arg = 0x00000000
FILO version 0.4.1 (myles@blue.cs.byu.edu) Thu May 25 12:05:28 MDT 2006
Press <Enter> for default boot, or <Esc> for boot prompt... 7� �6� �5� �4� �3� �2� �1� �
boot: hdb1:/linux_2.6.16.elf
dev=hdb1, path=/linux_2.6.16.elf
found PCI IDE controller 000010de:00000053 prog_if=0x0000008a
primary channel: compatibility mode
cmd_base=0x000001f0 ctrl_base=0x000003f4
Waiting for ide0 to become ready for reset... ok
Testing for hda
Probing for hda
IDE: status=0x00000051, err=0x00000004
Testing for hda
Probing for hda
hda: ATAPI: _NEC DVD_RW ND-3540A
Testing for hdb
Probing for hdb
Init device params... ok
hdb: LBA: WDC WD1200BB-00CAA0
Partition 1 start u length u
Mounted ext2fs
Image checksum: 0000ec39
Loading Linux version 2.6.16-1.2111_FC4smp (bhcompile@hs20-bc1-4.build.redhat.com) #1 SMP Sat May 20 20:16:16 EDT 2006...
segment 1 addr:0x00010000 file:0x000011ec mem:0x000122c4 phdr:0x7ffffb94 loading... clearing... ok
segment 2 addr:0x00020000 file:0x00000000 mem:0x00001070 phdr:0x7ffffbb4 loading... clearing... ok
segment 3 addr:0x00100000 file:0x001a06ac mem:0x00700000 phdr:0x7ffffbd4 loading... clearing... ok
segment 4 addr:0x00800000 file:0x001380a5 mem:0x001380a5 phdr:0x7ffffbf4 loading... clearing... ok
Loaded 2988349 bytes in 2111ms (1415KB/s)
current time: 000001e3
entry point is 0x00010000
Jumping to entry point...
Firmware type: LinuxBIOS
ÿ