Pin Counts And Other Messy Details
From PEL Wiki
The AMD Opteron 2xx processors include an interface to DDR400 (PC3200) and two 16-bit hypertransport links.
[edit]
HyperTransport
76 pins per HyperTransport link for control, command, address, data, and clocks,
2 compensation resistor pins.
1 PWROK
1 LDTSTOP
2 HyperTransport Power supply pins
- 82 pins assuming single HyperTransport link
- 158 pins assuming dual HyperTransport links
[edit]
DDR400
16 pins for Memclk signals
2 pins clk enables
36 pins Data Strobe
128 pins Data bus
16 pins ECC bits
8 bits chip selects
3 bits RAS, CAS, WWE
14 bits address
2 bits bank
4 bits reset, ref, and two compensation resistors
- 229 pins
Categories: Pel | Myles | FPGA
